



 operation of the processor/issued operation of the cache controller

 **observed bus operation/issued operation of the cache controller**